Encoding of parallel program schemata by vector addition systems
From MaRDI portal
Publication:3854605
DOI10.1007/BF00977788zbMath0421.68026OpenAlexW2042810305MaRDI QIDQ3854605
Publication date: 1979
Published in: International Journal of Computer & Information Sciences (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/bf00977788
Specification and verification (program logics, model checking, etc.) (68Q60) Theory of operating systems (68N25)
Cites Work
- Unnamed Item
- Parallel program schemata
- Renamings, Maximal Parallelism, and Space-Time Tradeoff in Program Schemata
- Parallel Program Schemata and Maximal Parallelism II: Construction of Closures
- Parallel Program Schemata and Maximal Parallelism I. Fundamental Results
- A Comparison of Some Theoretical Models of Parallel Computation
This page was built for publication: Encoding of parallel program schemata by vector addition systems