Fast and flexible architectures for RNS arithmetic decoding

DOI10.1109/82.136572zbMath0825.94285OpenAlexW2105320410MaRDI QIDQ4017671

Khaled Elleithy, Magdy Bayoumi

Publication date: 16 January 1993

Published in: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing (Search for Journal in Brave)

Full work available at URL: https://semanticscholar.org/paper/07a9533420c875c20a8cae35ab5c33d47d103ea2

Mathematics Subject Classification ID

Related Items (4)

RNS architectures for the implementation of the `diagonal function' ⋮ On the optimal utilization of all available states in the \(2^{n}\) moduli set ⋮ Efficient CRT-based residue-to-binary converter for the arbitrary moduli set ⋮ A fully parallel algorithm for residue to binary conversion

This page was built for publication: Fast and flexible architectures for RNS arithmetic decoding