Layouts for improved hierarchical parallel computations

DOI10.1016/j.jda.2014.06.002zbMath1305.68087OpenAlexW2083617241MaRDI QIDQ405569

J. Herrera, H. S. Yoon

Publication date: 5 September 2014

Published in: Journal of Discrete Algorithms (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.jda.2014.06.002

zbMATH Keywords

data compressionparallel processorsmodular arithmetic

Mathematics Subject Classification ID

Parallel algorithms in computer science (68W10) Coding and information theory (compaction, compression, models of communication, encoding schemes, etc.) (aspects in computer science) (68P30) Algorithms on strings (68W32)

Related Items

Hierarchical parallel evaluation of a Hamming code

Cites Work

• Unnamed Item
• Improving deduplication techniques by accelerating remainder calculations
• A Public Key Cryptosystem and a Signature Scheme Based on Discrete Logarithms
• Efficient randomized pattern-matching algorithms
• Parallel Prefix Computation
• A method for obtaining digital signatures and public-key cryptosystems