Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits

DOI10.1002/j.1538-7305.1978.tb02106.xzbMath0374.94028OpenAlexW2046817879MaRDI QIDQ4152157

R. L. Wadsack

Publication date: 1978

Published in: Bell System Technical Journal (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1002/j.1538-7305.1978.tb02106.x

Mathematics Subject Classification ID

Related Items (2)

Synthesis for testability: Binary Decision Diagrams ⋮ BIST design for detecting multiple stuck-open faults in CMOS circuits using transition count

This page was built for publication: Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits