On a Ternary Model of Gate Networks

DOI10.1109/TC.1979.1675317zbMath0408.94023OpenAlexW1983253480MaRDI QIDQ4196352

Michael Yoeli, Janusz A. Brzozowski

Publication date: 1979

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.1979.1675317

zbMATH Keywords

HazardAsynchronous NetworkBinary Sequential Gate NetworksGeneral Multiple WinnerOszillationRaceTernary Model

Mathematics Subject Classification ID

Related Items

An optimistic ternary simulation of gate races ⋮ Constructive Boolean circuits and the exactness of timed ternary simulation ⋮ Generalized ternary simulation of sequential circuits ⋮ Gate circuits in the algebra of transients ⋮ Delay-insensitivity and ternary simulation ⋮ On the existence of speed-independent circuits