Analytical estimation of propagation delay and short-circuit power dissipation in CMOS gates

DOI<link itemprop=identifier href="https://doi.org/10.1002/(SICI)1097-007X(199907/08)27:4<375::AID-CTA64>3.0.CO;2-7" /><375::AID-CTA64>3.0.CO;2-7 10.1002/(SICI)1097-007X(199907/08)27:4<375::AID-CTA64>3.0.CO;2-7zbMath0972.94506OpenAlexW2004752093MaRDI QIDQ4269827

No author found.

Publication date: 19 November 2001

Full work available at URL: https://doi.org/10.1002/(sici)1097-007x(199907/08)27:4<375::aid-cta64>3.0.co;2-7

Mathematics Subject Classification ID

Circuits, networks (94C99)

Related Items (1)

Input mapping algorithm for parallel transistor structures

This page was built for publication: Analytical estimation of propagation delay and short-circuit power dissipation in CMOS gates