Area-efficient architectures for the Viterbi algorithm. I. Theory

DOI10.1109/26.223789zbMath0800.94015OpenAlexW1984702672MaRDI QIDQ4274588

Robert Cypher, C. Bernard Shung, Hemant K. Thapar, Horng-Dar Lin, Paul H. Siegel

Publication date: 2 January 1994

Published in: IEEE Transactions on Communications (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/26.223789

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Communication theory (94A05)

Related Items (1)

Stride permutation networks for array processors

This page was built for publication: Area-efficient architectures for the Viterbi algorithm. I. Theory