A vectorized systolic array for parallel weight extraction of block RLS

DOI10.1002/ACS.4480080504zbMath0834.65028OpenAlexW1976865224MaRDI QIDQ4312781

Hideaki Sakai

Publication date: 8 November 1994

Published in: International Journal of Adaptive Control and Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1002/acs.4480080504

zbMATH Keywords

parallel computationfactorizationsignal processingQR decompositionsystolic arrayHouseholder transformationsupdatesblock recursive least squares

Mathematics Subject Classification ID

Numerical solutions to overdetermined systems, pseudoinverses (65F20) Adaptive control/observation systems (93C40) Parallel numerical computation (65Y05)

Related Items (1)

CP-based SBHT-RLS algorithms for tracking channel estimates in multicarrier modulation systems

This page was built for publication: A vectorized systolic array for parallel weight extraction of block RLS