Handshake Circuits
From MaRDI portal
Publication:4321781
DOI10.1017/CBO9780511585777zbMath0875.68551OpenAlexW4236330308MaRDI QIDQ4321781
Publication date: 29 January 1995
Full work available at URL: https://doi.org/10.1017/cbo9780511585777
Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Analytic circuit theory (94C05)
Related Items
Structure-based deadlock checking of asynchronous circuits, Proof producing synthesis of arithmetic and cryptographic hardware, Retargeting a hardware compiler using protocol converters, A Petri Net Model of Handshake Protocols, On the semantics of communicating hardware processes and their translation into LOTOS for the verification of asynchronous circuits with CADP, The Calculus of Handshake Configurations, Verified compilation of communicating processes into clocked circuits, Modelling and verification of delay-insensitive circuits using CCS and the concurrency workbench, STG decomposition strategies in combination with unfolding, Delay-insensitivity and ternary simulation, Handshake Games
