Technology mapping for low power in logic synthesis

DOI10.1016/0167-9260(96)00002-8zbMath0875.94131OpenAlexW2037703867MaRDI QIDQ4332017

Vivek Kumar Tiwari, Pranav Ashar, Sharad Malik

Publication date: 27 February 1997

Published in: Integration (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/0167-9260(96)00002-8

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

Related Items (1)

Computation of signal output probability for Boolean functions represented by OBDD

This page was built for publication: Technology mapping for low power in logic synthesis