The QC-2 parallel queue processor architecture

DOI10.1016/J.JPDC.2007.08.004zbMath1243.68092OpenAlexW2125133818MaRDI QIDQ436683

Tsutomu Yoshinaga, Arquimedes Canedo, Masahiro Sowa, Ben A. Abderazek

Publication date: 26 July 2012

Published in: Journal of Parallel and Distributed Computing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.jpdc.2007.08.004

zbMATH Keywords

designparallelcircular queue-registerqueue computingqueue processor

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Distributed systems (68M14)

Related Items (1)

Equivalent single-queue-single-server model for a pentium processor

Uses Software

• MiBench
• MediaBench

Cites Work

• Stack and Queue Layouts of Directed Acyclic Graphs: Part I
• A SIGNED BINARY MULTIPLICATION TECHNIQUE

This page was built for publication: The QC-2 parallel queue processor architecture