A parallel block implementation of Level-3 BLAS for MIMD vector processors
From MaRDI portal
Publication:4371574
DOI10.1145/178365.174413zbMath0888.65047OpenAlexW2068352344WikidataQ113310482 ScholiaQ113310482MaRDI QIDQ4371574
M. Dayde, Antoine Petitet, Iain S. Duff
Publication date: 25 January 1998
Published in: ACM Transactions on Mathematical Software (Search for Journal in Brave)
Full work available at URL: http://purl.org/net/epubs/work/25468
Uses Software
This page was built for publication: A parallel block implementation of Level-3 BLAS for MIMD vector processors