Mathematical Research Data Initiative
Main page
Recent changes
Random page
Help about MediaWiki
Create a new Item
Create a new Property
Create a new EntitySchema
Merge two items
In other projects
Discussion
View source
View history
Purge
English
Log in

Instruction cache locking for multi-task real-time embedded systems

From MaRDI portal
Publication:438187
Jump to:navigation, search

DOI10.1007/s11241-011-9139-4zbMath1243.68117OpenAlexW1984775012MaRDI QIDQ438187

Minming Li, Chun Jason Xue, Tiantian Liu

Publication date: 30 July 2012

Published in: Real-Time Systems (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s11241-011-9139-4


zbMATH Keywords

real-time systemsembedded systemsworst-case analysiscache memories


Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)


Related Items (2)

Fixed priority scheduling with pre-emption thresholds and cache-related pre-emption delays: integrated analysis and evaluation ⋮ Approximation algorithms for scheduling on multi-core processor with shared speedup resources



Cites Work

  • Cache-aware timing analysis of streaming applications


This page was built for publication: Instruction cache locking for multi-task real-time embedded systems

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Publication:438187&oldid=12314308"
Tools
What links here
Related changes
Special pages
Printable version
Permanent link
Page information
MaRDI portal item
This page was last edited on 30 January 2024, at 05:05.
Privacy policy
About MaRDI portal
Disclaimers
Imprint
Powered by MediaWiki