Design and analysis of an optimal instruction-retry policy for TMR controller computers

DOI10.1109/12.544478zbMath1057.68566OpenAlexW2110878481MaRDI QIDQ4406348

Kang G. Shin, Hagbae Kim

Publication date: 25 June 2003

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/12.544478

zbMATH Keywords

performancereliabilitydesignmeasurement

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Computer system organization (68M99)

Related Items (3)

Optimal checkpoint placement on real-time tasks with harmonic periods ⋮ Formal assessment of reliability specifications in embedded cyber-physical systems ⋮ Stability of digital control systems implemented in error-recoverable computers

This page was built for publication: Design and analysis of an optimal instruction-retry policy for TMR controller computers