Performance analysis of multilevel bus networks for hierarchical multiprocessors
From MaRDI portal
Publication:4419730
DOI10.1109/12.293258zbMath1042.68531OpenAlexW2122113988MaRDI QIDQ4419730
Publication date: 1994
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/12.293258
This page was built for publication: Performance analysis of multilevel bus networks for hierarchical multiprocessors