Architecture technique trade-offs using mean memory delay time

DOI10.1109/12.543704zbMath1057.68563OpenAlexW2111066708MaRDI QIDQ4420822

Arun K. Somani, Chung-Ho Chen

Publication date: 1996

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://semanticscholar.org/paper/dc0abcb986d36fc7de29bfe574d6e9ad31ac6748

zbMATH Keywords

cache-based systempipelined memory

Mathematics Subject Classification ID

Computer system organization (68M99)

This page was built for publication: Architecture technique trade-offs using mean memory delay time