An analytical model for designing memory hierarchies

DOI10.1109/12.543711zbMath1057.68565OpenAlexW2170990025MaRDI QIDQ4420836

Seth R. Silverman, Peter M. Chen, Bruce L. Jacob, Trevor N. Mudge

Publication date: 1996

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: http://hdl.handle.net/1903/7450

zbMATH Keywords

cachetrace-driven simulations

Mathematics Subject Classification ID

Computer system organization (68M99)

Related Items (1)

PROGRAM-BASED LOCALITY MEASURES FOR SCIENTIFIC COMPUTING

This page was built for publication: An analytical model for designing memory hierarchies