Augmented binary hypercube: a new architecture for processor management

DOI10.1109/12.536241zbMath1058.68519OpenAlexW2166289312MaRDI QIDQ4420873

Hari Lalgudi, Ian F. Akyildiz, Sudhakar Yalamanchili

Publication date: 26 October 2003

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/12.536241

zbMATH Keywords

update algorithmsresource management traffic

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Computer system organization (68M99)

This page was built for publication: Augmented binary hypercube: a new architecture for processor management