Analysis of a control mechanism for a variable speed processor

DOI10.1109/12.508318zbMath1055.68527OpenAlexW2103279854MaRDI QIDQ4420878

Eugen Schenfeld, Benjamin Melamed, Arif Merchant, Bhaskar Sengupta

Publication date: 1996

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/12.508318

zbMATH Keywords

Markov processesperformance analysisthermal modeling

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Related Items (1)

Online dispatching and parallel processing algorithms for saving money in systems with heterogeneous, single-buffered, speed-scalable processors

This page was built for publication: Analysis of a control mechanism for a variable speed processor