Investigation of flow mechanisms in semiconductor wafer fabrication

DOI10.1080/0020754031000065476zbMath1069.90042OpenAlexW2036381225MaRDI QIDQ4468850

J. F. Cox III, Seonmin Kim, K. Roscoe Davis

Publication date: 11 June 2004

Published in: International Journal of Production Research (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1080/0020754031000065476

zbMATH Keywords

schedulingsemiconductor wafer fabrication

Mathematics Subject Classification ID

Deterministic scheduling theory in operations research (90B35)

Related Items (2)

An exploratory study of protective inventory in a re-entrant line with protective capacity ⋮ A DBR scheduling method for manufacturing environments with bottleneck re-entrant flows

Cites Work

• Unnamed Item

This page was built for publication: Investigation of flow mechanisms in semiconductor wafer fabrication