How to test a tree

DOI<link itemprop=identifier href="https://doi.org/10.1002/(SICI)1097-0037(199810)32:3<189::AID-NET3>3.0.CO;2-G" /><189::AID-NET3>3.0.CO;2-G 10.1002/(SICI)1097-0037(199810)32:3<189::AID-NET3>3.0.CO;2-GzbMath1015.68019OpenAlexW2083564160MaRDI QIDQ4540076

Gabriel Robins, Andrew B. Kahng, Elizabeth A. Walkup

Publication date: 21 July 2002

Full work available at URL: https://doi.org/10.1002/(sici)1097-0037(199810)32:3<189::aid-net3>3.0.co;2-g

zbMATH Keywords

VLSI multichip module packaging

Mathematics Subject Classification ID

Graph theory (including graph drawing) in computer science (68R10) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Fault detection; testing in circuits and networks (94C12) Reliability, testing and fault tolerance of networks and computer systems (68M15)

This page was built for publication: How to test a tree