scientific article; zbMATH DE number 1796133

zbMATH Open0991.68540MaRDI QIDQ4551149

Eric G. Mercer, Chris J. Myers, Hao Zheng

Publication date: 4 September 2002

Full work available at URL: http://link.springer.de/link/service/series/0558/bibs/2102/21020182

Title of this publication is not available (Why is that?)

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Related Items (7)

On Abstractions for Timing Analysis in the $\mathbb{K}$ Framework ⋮ Better abstractions for timed automata ⋮ Automatic Abstraction Refinement for Timed Automata ⋮ Abstraction Strategies for Computing Travelling or Looping Durations in Networks of Timed Automata ⋮ An abstraction algorithm for the verification of level-sensitive latch-based netlists ⋮ Modular synthesis of timed circuits using partial orders on LPNs ⋮ Tools and Algorithms for the Construction and Analysis of Systems

Recommendations

• Title not available (Why is that?) 👍 👎
• Better abstractions for timed automata 👍 👎
• Verification of asynchronous circuits using timed automata 👍 👎
• Compositional Verification for Timed Systems Based on Automatic Invariant Generation 👍 👎
• Trace Abstraction Refinement for Timed Automata 👍 👎
• Automatic Abstraction Refinement for Timed Automata 👍 👎
• Automatic Verification of Sequential Circuits Using Temporal Logic 👍 👎
• Verification of Timed Automata via Satisfiability Checking 👍 👎
• Verifying abstractions of timed systems 👍 👎

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4551149)