A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography

DOI10.1109/TC.2018.2815605zbMath1454.94077OpenAlexW2790801128WikidataQ130135007 ScholiaQ130135007MaRDI QIDQ4559785

Reza Azarderakhsh, Mehran Mozaffari-Kermani, Brian Koziel

Publication date: 4 December 2018

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2018.2815605

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10) Cryptography (94A60) Applications to coding theory and cryptography of arithmetic geometry (14G50)

Related Items (4)

Faster isogenies for post-quantum cryptography: SIKE ⋮ An efficient post-quantum KEM from CSIDH ⋮ Optimized Algorithms and Architectures for Montgomery Multiplication for Post-quantum Cryptography ⋮ How not to create an isogeny-based PAKE

This page was built for publication: A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography