A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture
From MaRDI portal
Publication:4564166
DOI10.1109/TC.2007.1038zbMath1390.65183OpenAlexW2172058174MaRDI QIDQ4564166
Alberto Nannarelli, Tomas Lang
Publication date: 12 June 2018
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.2007.1038
Related Items (3)
Decimal square root: algorithm and hardware implementation ⋮ Efficient ASIC and FPGA implementation of binary-coded decimal digit multipliers ⋮ A study of decimal left shifters for binary numbers
This page was built for publication: A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture