Generalized Pipelined Tomlinson–Harashima Precoder Design Methodology With Build-In Arbitrary Speed-Up Factors
From MaRDI portal
Publication:4570213
DOI10.1109/TSP.2009.2037351zbMath1392.94751OpenAlexW2144217294MaRDI QIDQ4570213
Yen-Liang Chen, An-Yeu (Andy) Wu
Publication date: 9 July 2018
Published in: IEEE Transactions on Signal Processing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tsp.2009.2037351
This page was built for publication: Generalized Pipelined Tomlinson–Harashima Precoder Design Methodology With Build-In Arbitrary Speed-Up Factors