A new hardware architecture for operations in GF(2/sup n/)

DOI10.1109/12.980019zbMath1391.94769OpenAlexW2467127220MaRDI QIDQ4571315

Jong In Lim, Chang Han Kim, Sangho Oh

Publication date: 9 July 2018

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/12.980019

Mathematics Subject Classification ID

Cryptography (94A60) Mathematical problems of computer architecture (68M07) Numerical algorithms for computer arithmetic, etc. (65Y04)

Related Items (1)

Novel bit-parallel multiplier for \(\mathrm{GF}(2^m)\) defined by all-one polynomial using generalized Karatsuba algorithm

This page was built for publication: A new hardware architecture for operations in GF(2/sup n/)