Optimal circuits for parallel multipliers

DOI10.1109/12.660163zbMath1391.94902OpenAlexW2128027813MaRDI QIDQ4571452

Vojin G. Oklobdzija, R. Ravi, Paul Stelling, Charles U. Martel

Publication date: 9 July 2018

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/12.660163

Mathematics Subject Classification ID

Analytic circuit theory (94C05) Mathematical problems of computer architecture (68M07) Numerical algorithms for computer arithmetic, etc. (65Y04)

Related Items (3)

Circuit level realization of low latency radix-4 Booth scheme for parallel multipliers ⋮ Novel designs of nanometric parity preserving reversible compressor ⋮ Computer arithmetic and hardware: ``off the shelf microprocessors versus ``custom hardware

This page was built for publication: Optimal circuits for parallel multipliers