High-Speed Parallel Architectures for Linear Feedback Shift Registers

DOI10.1109/TSP.2011.2159495zbMath1392.94902OpenAlexW2163568316MaRDI QIDQ4573199

Manohar Ayinala, Keshab K. Parhi

Publication date: 18 July 2018

Published in: IEEE Transactions on Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tsp.2011.2159495

Mathematics Subject Classification ID

Shift register sequences and sequences over finite alphabets in information and communication theory (94A55) Transformations (93B17) Communication theory (94A05)

This page was built for publication: High-Speed Parallel Architectures for Linear Feedback Shift Registers