A Methodology for Speeding Up Fast Fourier Transform Focusing on Memory Architecture Utilization

DOI10.1109/TSP.2011.2168525zbMath1396.65174MaRDI QIDQ4573389

Vasilios Kelefouras, George Athanasiou, Angeliki Kritikakou, Nikolaos Alachiotis, Harris E. Michail, Costas Goutis

Publication date: 18 July 2018

Published in: IEEE Transactions on Signal Processing (Search for Journal in Brave)

Mathematics Subject Classification ID

Theory of compilers and interpreters (68N20) Numerical methods for discrete and fast Fourier transforms (65T50) Fourier and Fourier-Stieltjes transforms and other transforms of Fourier type (42A38) Mathematical problems of computer architecture (68M07) Numerical algorithms for computer arithmetic, etc. (65Y04)

Related Items (1)

A methodology for speeding up loop kernels by exploiting the software information and the memory architecture

This page was built for publication: A Methodology for Speeding Up Fast Fourier Transform Focusing on Memory Architecture Utilization