FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder
From MaRDI portal
Publication:4590345
DOI10.1109/TCSI.2004.838266zbMath1374.94865MaRDI QIDQ4590345
Man Guo, M. Omair Ahmad, M. N. S. Swamy, ChunYan Wang
Publication date: 20 November 2017
Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)
This page was built for publication: FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder