Weighted two-valued digit-set encodings: unifying efficient hardware representation schemes for redundant number systems

DOI10.1109/TCSI.2005.851679zbMath1374.68014MaRDI QIDQ4590457

Mohammad Ghodsi, Behrooz Parhami, Ghassem Jaberipur

Publication date: 20 November 2017

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Mathematics Subject Classification ID

Number-theoretic algorithms; complexity (11Y16) Mathematical problems of computer architecture (68M07)

Related Items (2)

Decimal square root: algorithm and hardware implementation ⋮ An efficient universal addition scheme for all hybrid-redundant representations with weighted bit-set encoding

This page was built for publication: Weighted two-valued digit-set encodings: unifying efficient hardware representation schemes for redundant number systems