Admittance Matrix Models for the Nullor Using Limit Variables and Their Application to Circuit Design

DOI10.1109/TCSI.2006.882809zbMath1374.94902MaRDI QIDQ4590575

Paul M. Radmore, David G. Haigh

Publication date: 20 November 2017

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

Related Items (2)

The voltage mirror-current mirror pair as a universal element ⋮ A new approach for using the pathological mirror elements in the ideal representation of active devices

This page was built for publication: Admittance Matrix Models for the Nullor Using Limit Variables and Their Application to Circuit Design