Reducing the use of resources in the FPGA circuit of a Moore FSM

DOI10.1007/S10559-013-9586-0zbMath1316.94134OpenAlexW2018313747MaRDI QIDQ466444

L. A. Tytarenko, K. A. Soldatov, R. V. Malcheva, Alexander Barkalov

Publication date: 27 October 2014

Published in: Cybernetics and Systems Analysis (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s10559-013-9586-0

zbMATH Keywords

FPGAflowgraph of an algorithmMoore finite-state machinepseudoequivalent state

Mathematics Subject Classification ID

Formal languages and automata (68Q45)

Cites Work

• Logic synthesis for compositional microprogram control units
• Principles of logic optimization for a Moore microprogrammed automaton
• Unnamed Item

This page was built for publication: Reducing the use of resources in the FPGA circuit of a Moore FSM