Gate circuits in the algebra of transients

DOI10.1051/ita:2005004zbMath1075.94034OpenAlexW1987457868MaRDI QIDQ4680727

Mihaela Gheorghiu, Janusz A. Brzozowski

Publication date: 7 June 2005

Published in: RAIRO - Theoretical Informatics and Applications (Search for Journal in Brave)

Full work available at URL: http://www.numdam.org/item?id=ITA_2005__39_1_67_0

zbMATH Keywords

gate circuitsfeedback-free circuits

Mathematics Subject Classification ID

Partial orders, general (06A06) Fault detection; testing in circuits and networks (94C12)

Related Items (1)

COVERING OF TRANSIENT SIMULATION OF FEEDBACK-FREE CIRCUITS BY BINARY ANALYSIS

Cites Work

• Unnamed Item
• Unnamed Item
• Unnamed Item
• Hazard algebras
• A Characterization of Ternary Simulation of Gate Networks
• A unified framework for race analysis of asynchronous networks
• On a Ternary Model of Gate Networks
• Generalized ternary simulation of sequential circuits
• Hazard Detection in Combinational and Sequential Switching Circuits
• Asynchronous Sequential Switching Circuits with Unrestricted Input Changes
• SIMULATION OF FEEDBACK-FREE CIRCUITS IN THE ALGEBRA OF TRANSIENTS

This page was built for publication: Gate circuits in the algebra of transients