The mechanical generation of fault trees for reactive systems via retrenchment. II. Clocked and feedback circuits
DOI10.1007/s00165-011-0203-6zbMath1298.68051OpenAlexW2143208582MaRDI QIDQ470020
Publication date: 11 November 2014
Published in: Formal Aspects of Computing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/s00165-011-0203-6
fault tree analysisfault injectionmechanical fault tree synthesisretrenchmenttimed and feedback circuits
Fault detection; testing in circuits and networks (94C12) Specification and verification (program logics, model checking, etc.) (68Q60) Reliability, testing and fault tolerance of networks and computer systems (68M15) Mathematical aspects of software engineering (specification, verification, metrics, requirements, etc.) (68N30)
Related Items (3)
Cites Work
- Unnamed Item
- Unnamed Item
- The mechanical generation of fault trees for reactive systems via retrenchment. I. Combinational circuits
- Engineering and theoretical underpinnings of retrenchment
- Composition mechanisms for retrenchment
- Symbolic Fault Tree Analysis for Reactive Systems
- Dynamic fault-tree models for fault-tolerant computer systems
- Retrenchment and refinement interworking: the tower theorems
- The algebra of stream processing functions
This page was built for publication: The mechanical generation of fault trees for reactive systems via retrenchment. II. Clocked and feedback circuits