GIMC architecture for linear systems with a single I/O delay

DOI10.1016/j.jfranklin.2012.03.004zbMath1300.93082OpenAlexW2001664786MaRDI QIDQ473470

Wei Xie, Guan Lin Li

Publication date: 24 November 2014

Published in: Journal of the Franklin Institute (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.jfranklin.2012.03.004

zbMATH Keywords

coprime factorizationSmith predictorfeedback controller architecturegeneralized internal model control (GIMC) framework

Mathematics Subject Classification ID

Feedback control (93B52) Stabilization of systems by feedback (93D15) Linear systems in control theory (93C05)

Related Items

Integrated controller design with local controller designed independently for linear switching system with a single I/O delay, Digital redesign of analog Smith predictor for systems with long input time delays, Switching controller design for linear time invariant plant with a single I/O delay

Cites Work

• Unnamed Item
• High frequency measurement noise rejection based on disturbance observer
• Unknown input observer for linear non-minimum phase systems
• From Youla-Kucera to identification, adaptive and nonlinear control
• Two degree-of-freedom Smith predictor for processes with time delay
• High performance control
• On parameterization design for linear observers.
• On the design of robust two degree of freedom controllers
• Multiobjective control for multivariable systems with mixed-sensitivity specifications
• All stabilizing controllers as frequency-shaped state estimate feedback
• Independent parameterization of two-degree-of-freedom compensators in general robust tracking systems
• A process-model control for linear systems with delay
• Modern Wiener--Hopf design of optimal controllers Part I: The single-input-output case
• Modern Wiener-Hopf design of optimal controllers--Part II: The multivariable case
• On ℋ/sub ∞/ control for dead-time systems
• A new controller architecture for high performance, robust, and fault-tolerant control
• 2dof controller parametrization for systems with a single i/o delay