Shared cache architectures for decision support systems

DOI10.1016/S0166-5316(02)00135-9zbMath1043.68042OpenAlexW1999185671MaRDI QIDQ4788427

Ashwini Nanda, Michel Dubois, Jaeheon Jeong

Publication date: 21 January 2003

Published in: Performance Evaluation (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/s0166-5316(02)00135-9

zbMATH Keywords

Cache memoryCold-start biasIO strategyMultiple cluster systemTPC-HTrace-driven simulation

Mathematics Subject Classification ID

Computer system organization (68M99)

This page was built for publication: Shared cache architectures for decision support systems