scientific article; zbMATH DE number 830949
From MaRDI portal
Publication:4860810
zbMath0844.68003MaRDI QIDQ4860810
John L. Hennessy, David A. Patterson
Publication date: 9 January 1996
Title: zbMATH Open Web Interface contents unavailable due to conflicting licenses.
interconnection networksmultiprocessorsstorage systemspipeliningcomputer designinstruction set principlesmemory-hierarchies
Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Research exposition (monographs, survey articles) pertaining to computer science (68-02) Mathematical problems of computer architecture (68M07)
Related Items
Emmerald: a fast matrix–matrix multiply using Intel's SSE instructions, Modeling And Performance Evaluation Of Branch And Value Prediction In Ilp Processors, Balancing the load. Leveraging a semantics stack for systems verification, Fault Tolerant Cache Schemes, Modeling out-of-order processors for WCET analysis, A Case for Interval Hardware on Superscalar Processors, Algebraic models of behaviour and correctness of SMT and CMT processors, From eager or lazy constrained data acquisition: A general framework, Efficient techniques for automatic verification-oriented test set optimization, Transient and steady-state performance modeling of parallel processors, Testing diagnostics of modern microprocessors with the use of functional models, A blocked all-pairs shortest-paths algorithm, Operating system verification---an overview, Branch history register cache, Computer arithmetic and hardware: ``off the shelf microprocessors versus ``custom hardware, Formal verification of the VAMP floating point unit
