An Interleaved EPE-Immune PA-DPL Structure for Resisting Concentrated EM Side Channel Attacks on FPGA Implementation

DOI10.1007/978-3-642-29912-4_4zbMath1352.94039OpenAlexW1592082951MaRDI QIDQ4905042

Wei He, Eduardo de la Torre, Teresa Riesgo

Publication date: 14 February 2013

Published in: Constructive Side-Channel Analysis and Secure Design (Search for Journal in Brave)

Full work available at URL: http://oa.upm.es/19201/

zbMATH Keywords

FPGAPIPLUTconcentrated em attackdual-coreinterleaved placementPA-DPLrouting conflict

Mathematics Subject Classification ID

Cryptography (94A60)

Related Items (1)

QRL: A High Performance Quadruple-Rail Logic for Resisting DPA on FPGA Implementations

This page was built for publication: An Interleaved EPE-Immune PA-DPL Structure for Resisting Concentrated EM Side Channel Attacks on FPGA Implementation