Performance and Security Evaluation of AES S-Box-Based Glitch PUFs on FPGAs

DOI10.1007/978-3-642-34416-9_4zbMath1312.94103OpenAlexW86184234MaRDI QIDQ4910847

Gabriel Hospodar, Roel Maes, Ingrid Verbauwhede, Dai Yamamoto

Publication date: 13 March 2013

Published in: Security, Privacy, and Applied Cryptography Engineering (Search for Journal in Brave)

Full work available at URL: https://www.cosic.esat.kuleuven.be/publications/article-2261.pdf

zbMATH Keywords

performancesecurityFPGAauthenticationkey generationglitch Physically Unclonable Functions (PUFs)

Mathematics Subject Classification ID

Cryptography (94A60) Authentication, digital signatures and secret sharing (94A62)

This page was built for publication: Performance and Security Evaluation of AES S-Box-Based Glitch PUFs on FPGAs