Faster Pairing Coprocessor Architecture

DOI10.1007/978-3-642-36334-4_10zbMath1305.94083OpenAlexW1608900708MaRDI QIDQ4912494

Gavin Xiaoxu Yao, Ray C. C. Cheung, Ingrid Verbauwhede, Junfeng Fan

Publication date: 4 April 2013

Published in: Pairing-Based Cryptography – Pairing 2012 (Search for Journal in Brave)

Full work available at URL: https://lirias.kuleuven.be/handle/123456789/349573

zbMATH Keywords

optimal pairingfield programmable gate array (FPGA)residue number system (RNS)

Mathematics Subject Classification ID

Cryptography (94A60) Mathematical problems of computer architecture (68M07) Applications to coding theory and cryptography of arithmetic geometry (14G50)

Related Items (1)

Low-cost addition-subtraction sequences for the final exponentiation in pairings

This page was built for publication: Faster Pairing Coprocessor Architecture