Collision Detection VLSI Processor for Highly-Safe Intelligent Vehicles Using a Multiport Content-Addressable Memory.

DOI10.4036/IIS.1999.109zbMath0942.68805OpenAlexW1967442143MaRDI QIDQ4943483

Masanori Hariyama, Michitaka Kameyama

Publication date: 1 May 2000

Published in: Interdisciplinary Information Sciences (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.4036/iis.1999.109

zbMATH Keywords

VLSI processorhigh-speed collision detection

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Operations research and management science (90B99) Computer system organization (68M99)

This page was built for publication: Collision Detection VLSI Processor for Highly-Safe Intelligent Vehicles Using a Multiport Content-Addressable Memory.