Competitive buffer management for shared-memory switches
From MaRDI portal
Publication:4962761
DOI10.1145/1435375.1435378zbMath1445.68035OpenAlexW2033661244MaRDI QIDQ4962761
Yishay Mansour, William Aiello, Alexander Kesselman
Publication date: 5 November 2018
Published in: ACM Transactions on Algorithms (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1145/1435375.1435378
Related Items (6)
Harmonic buffer management policy for shared memory switches ⋮ Essential Traffic Parameters for Shared Memory Switch Performance ⋮ A method of approximate analysis of an open exponential queuing network with losses due to finite shared buffers in multi-queue nodes ⋮ Online buffer management for transmitting packets with processing cycles ⋮ Online packet scheduling for CIOQ and buffered crossbar switches ⋮ Admission control in shared memory switches
This page was built for publication: Competitive buffer management for shared-memory switches