Improving the Speed of Parallel Decimal Multiplication

DOI10.1109/TC.2009.110zbMath1367.65226OpenAlexW2112537667MaRDI QIDQ4974883

Ghassem Jaberipur, Amir Kaivani

Publication date: 8 August 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2009.110

Mathematics Subject Classification ID

Numerical algorithms for computer arithmetic, etc. (65Y04)

Related Items

Efficient ASIC and FPGA implementation of binary-coded decimal digit multipliers