Adder and Multiplier Design in Quantum-Dot Cellular Automata

DOI10.1109/TC.2009.21zbMath1367.65251OpenAlexW2128369966MaRDI QIDQ4974940

Heumpil Cho, Earl E. jun. Swartzlander

Publication date: 8 August 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2009.21

Mathematics Subject Classification ID

Quantum computation (81P68) Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85) Parallel numerical computation (65Y05)

Related Items (9)

Image Processing Algorithms Implementation Using Quantum Cellular Automata ⋮ A three-layer full adder/subtractor structure in quantum-dot cellular automata ⋮ Reversible flip-flops in quantum-dot cellular automata ⋮ An optimized quantum circuit for converting from sign-magnitude to two's complement ⋮ Compact RCA Based on Multilayer Quantum-dot Cellular Automata ⋮ A novel design of 8-bit adder/subtractor by quantum-dot cellular automata ⋮ Shannon logic based novel QCA full adder design with energy dissipation analysis ⋮ Fault-tolerant design of a shift register at the nanoscale based on quantum-dot cellular automata ⋮ A novel full adder/subtractor in quantum-dot cellular automata

This page was built for publication: Adder and Multiplier Design in Quantum-Dot Cellular Automata