Realization of all logic gates and memory latch in the SC-CNN cell of the simple nonlinear MLC circuit
From MaRDI portal
Publication:5000864
DOI10.1063/5.0046968OpenAlexW3172399892MaRDI QIDQ5000864
No author found.
Publication date: 15 July 2021
Published in: Chaos: An Interdisciplinary Journal of Nonlinear Science (Search for Journal in Brave)
Full work available at URL: https://arxiv.org/abs/2105.14233
Artificial neural networks and deep learning (68T07) Neural networks for/in biological studies, artificial life and related topics (92B20) Circuits in qualitative investigation and simulation of models (94C60)
Cites Work
- Dynamics and SC-CNN circuit implementation of a periodically forced non-smooth mechanical system
- Noise-assisted morphing of memory and logic function
- Discrete computation using a perturbed heteroclinic network
- Nonlinearity and computation: Implementing logic as a nonlinear dynamical system
- Vibrational resonance and implementation of dynamic logic gate in a piecewise-linear Murali-Lakshmanan-Chua circuit
- Enhanced logical stochastic resonance under periodic forcing
- Dynamic logic architecture based on piecewise-linear systems
- Cellular neural networks: theory
- Design and implementation of dynamic logic gates and R-S flip-flop using quasiperiodically driven Murali-Lakshmanan-Chua circuit
- Implementation of dynamic dual input multiple output logic gate via resonance in globally coupled Duffing oscillators
- Nonlinear dynamics as an engine of computation
- Route to logical strange nonchaotic attractors with single periodic force and noise
- Harnessing piecewise-linear systems to construct dynamic logic architecture
- Neural networks and physical systems with emergent collective computational abilities.
- Dynamics of SC-CNN Based Variant of MLC Circuit: An Experimental Study
- Chaos computing: ideas and implementations
- Decreasing bit error rate by using enhanced tristable logical stochastic resonance in heavy noise condition
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
This page was built for publication: Realization of all logic gates and memory latch in the SC-CNN cell of the simple nonlinear MLC circuit