FET-R-C Circuits: A Unified Treatment—Part II: Extension to Multi-Paths, Noise Figure, and Driving-Point Impedance
From MaRDI portal
Publication:5007422
DOI10.1109/TCSI.2016.2591279zbMATH Open1468.94648MaRDI QIDQ5007422
Publication date: 26 August 2021
Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)
Recommendations
- A perturbation approach for low frequency noise in junction field effect transistors 👍 👎
- A NOVEL AND PRECISE TIME DOMAIN DESCRIPTION OF MOSFET LOW FREQUENCY NOISE DUE TO RANDOM TELEGRAPH SIGNALS 👍 👎
- Delay and noise estimation of CMOS logic gates driving coupled resistive–capacitive interconnections 👍 👎
- Analysis of 1/f noise in switched MOSFET circuits 👍 👎
- FET-R-C Circuits: A Unified Treatment—Part I: Signal Transfer Characteristics of a Single-Path 👍 👎
- Analysis of Low-Frequency Noise in Switched MOSFET Circuits: Revisited and Clarified 👍 👎
- On the Noise Optimum of FET Broadband Transimpedance Amplifiers 👍 👎
- On the Excess Noise Factor $\Gamma$ of a FET Driven by a Capacitive Source 👍 👎
This page was built for publication: FET-R-C Circuits: A Unified Treatment—Part II: Extension to Multi-Paths, Noise Figure, and Driving-Point Impedance
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5007422)
