Design Methodology for Highly Reliable, High Performance ReRAM and 3-Bit/Cell MLC NAND Flash Solid-State Storage
From MaRDI portal
Publication:5007718
DOI10.1109/TCSI.2014.2370171zbMath1468.94824MaRDI QIDQ5007718
Tsukasa Tokutomi, Hiroki Yamazawa, Shuhei Tanakamaru, Sheyang Ning, Ken-Ichi Takeuchi
Publication date: 26 August 2021
Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)
This page was built for publication: Design Methodology for Highly Reliable, High Performance ReRAM and 3-Bit/Cell MLC NAND Flash Solid-State Storage