Design Methodology of Subthreshold Three-Stage CMOS OTAs Suitable for Ultra-Low-Power Low-Area and High Driving Capability

DOI10.1109/TCSI.2015.2411796zbMath1468.94117DBLPjournals/tcas/GrassoMPP15OpenAlexW1985987051WikidataQ57845505 ScholiaQ57845505MaRDI QIDQ5007820

Davide Marano, Gaetano Palumbo, Salvatore Pennisi, A. Grasso

Publication date: 26 August 2021

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tcsi.2015.2411796

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

This page was built for publication: Design Methodology of Subthreshold Three-Stage CMOS OTAs Suitable for Ultra-Low-Power Low-Area and High Driving Capability