An Ultra-Low-Voltage CMOS Process-Insensitive Self-Biased OTA With Rail-to-Rail Input Range

DOI10.1109/TCSI.2015.2469011zbMath1468.94492MaRDI QIDQ5008012

Yi-Chi Shih, Ishiang Shih, Gordon W. Roberts, Omar Abdelfattah

Publication date: 26 August 2021

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

This page was built for publication: An Ultra-Low-Voltage CMOS Process-Insensitive Self-Biased OTA With Rail-to-Rail Input Range